

Mothers of Pipelines

Sava Krstić, Robert Jones, John O' Leary
Intel Corporation

PDPAR 2006

Pipeline Verification: P vs. ISA

Prove that a high-level model P of a pipelined processor is faithful to the given instruction set architecture (ISA).

- ✱ Both P and ISA are seen as transition systems; the goal is to prove that ISA in some reasonable sense simulates P .

ISA

States: $\mathcal{I} = \langle pc : \text{IAddr}, rf : \text{RF}, dmem : \text{DMem}, imem : \text{IMem} \rangle$


Transitions:

guard: $imem.pc = \dots$	action
$opc1 \ dest \ src1 \ src2$	$pc := pc + 4 \quad rf.dest := \text{alu } opc1 \ (rf.src1) \ (rf.src2)$
$opc2 \ dest \ src1 \ imm$	$pc := pc + 4 \quad rf.dest := \text{alu } opc2 \ (rf.src1) \ imm$
$ld \ dest \ src1 \ offset$	$pc := pc + 4 \quad rf.dest := dmem.(rf.src1 + offset)$
$st \ src1 \ dest \ offset$	$pc := pc + 4 \quad dmem.(rf.dest + offset) := rf.src1$
$opc3 \ reg \ offset$	$pc := \begin{cases} br_target & \text{if } br_taken \\ pc + 4 & \text{otherwise} \end{cases}, \text{ where}$ $br_target = target \ pc \ offset$ $br_taken = taken \ opc3 \ (rf.reg)$


$dest, src1, src2, reg : \text{Reg} \quad imm, offset : \text{Word}$
 $opc1 : \{\text{add}, \text{sub}, \text{mult}\} \quad opc2 : \{\text{addi}, \text{subi}, \text{multi}\} \quad opc3 : \{\text{beqz}, \text{bnez}, \text{j}\}$

Example: $P = DLX$


States of P : $\langle pc, rf, dmem, imem, p_1, p_2, p_3, p_4 \rangle$



[regular cycle]



[branch taken]



[stall for load]

- ① p_4 writes back to rf and retires
- ② p_3 does memory access
- ③ alu computes result/mem. address for p_2
- ④ p_1 gets data from rf or by forwarding;
in the branch case, target/taken computed
- ⑤ new p'_1 is fetched; pc incremented
- ⑥ like ④, plus updating pc with computed target

Simulating P in ISA

First need to map states of P to ISA states:


P -state = p_1 p_2 p_3 p_4 pc rf $dmem$ $imem$



ISA -state = pc^* rf^* $dmem^*$ $imem^*$

Flushing

Mapping states of P to ISA states:




The Burch-Dill Method for *DLX*

[CAV 94]


- ★ \mathcal{D} *DLX* states
- ★ $\text{dlx_step} : \mathcal{D} \rightarrow \mathcal{D}$ *DLX* transitions
- ★ $\alpha : \mathcal{D} \rightarrow \mathcal{I}$ flushing function

Theorem



The Burch-Dill Method in General

- ★ $\mathcal{P} = \mathcal{I} \times \text{PipeRegs}$ states of P
- ★ $\text{p_step} : \mathcal{P} \rightarrow \mathcal{P}$ transitions of P
- ★ $\alpha : \mathcal{P} \rightarrow \mathcal{I}$ flushing function
- ★ Correctness Theorem for P :




- ★ For proof, don't need defs of alu , target , taken , and only need basic read-write array properties of rf and mem
- ★ Correctness thm expressed in the language of SMT solvers
- ★ ... but it's huge for complex P . Must partition the thm.

The *MOP* Method

Put a highly-nondeterministic “machine” *MOP* between *P* and *ISA* and deduce the *P vs. ISA* correctness from *P vs. MOP* and *MOP vs. ISA*.

- ✱ *MOP* is derived from *ISA* and the features of *P*
- ✱ *MOP* is the mother of *many* pipelines:



- ✱ Out-of-order execution and non-determinism in *P* are OK
- ✱ Potential to systematically partition correctness theorem

MOP: Starting Observations

- ✱ One can formalize “instructions-in-flight” —parcels
- ✱ Parcels form a poset of finite height—progress ordering
- ✱ With every state of P we can associate a set of parcels
- ✱ At each cycle of execution of P :
 - pc, rf, mem get updated
 - some parcels get in (fetched)
 - some parcels get out (retired)
 - some parcels progress


Parcels

Parcel =

```
<
  instr : Instr_⊥
  my_pc : IAddr_⊥
  dest, src1, src2 : Reg_⊥
  imm : Word_⊥
  opc : Opcode_⊥
  data1, data2 : Word_⊥
  res, mem_addr : Word_⊥
  tkn : bool_⊥
  next_pc : IAddr_⊥
  wb : {⊥, T}
  pc_upd : {⊥, s, m, T}
>
```

Definition of MOP

States: $\mathcal{M} = \mathcal{I} \times \langle q : \mathbb{N} \rightarrow \text{Parcel}, \text{head} : \mathbb{N}, \text{tail} : \mathbb{N} \rangle$



Transitions: Atomic actions occurring in executions

Transitions

def	$i = imem.pc$	fetch
grd	$length = 0 \vee q.tail.pc_upd \neq \perp$	
act	$q.(tail + 1) := empty_parcel[instr \mapsto i, my_pc \mapsto pc]$	$tail := tail + 1$

def	$p = q.j$	decode j
grd	$head \leq j \leq tail \quad \neg(decoded\ p)$	
act	$p := decode\ p$	

- * 16 more rules: **data1_rf**, **data1_forward**, **result**, **mem_addr**, **write_back j** , **load j** , **store j** , **branch_target j** , **branch_taken j** , **next_pc_branch j** , **next_pc_nonbranch j** , **pc_update**, **speculate**, **prediction_ok j** , **squash**, **retire**


Confluence

$MOP^\# \equiv MOP$ without fetch

Theorem $MOP^\#$ is terminating.



Theorem Both MOP and $MOP^\#$ are locally confluent.

(\approx 400 little theorems)




Local Confluence: About Proof

Most cases are resolved trivially:



Some are interesting:



Flushing and Burch-Dill for *MOP*

★ Define

- flushed *MOP* state \equiv its *q*-component is empty


★ Given $m \in \mathcal{M}$, any *MOP*[#] run $m \rightarrow m_1 \rightarrow m_2 \rightarrow \dots$

- ... terminates ...
- ... in the same final *flushed* state m'

★ Define

- $\alpha(m)$ = the *ISA*-component of m'

★ Burch-Dill **Theorem** for *MOP*:




(for any *MOP* rule ρ)


Simulating Microarchitectures in *MOP*

Theorem To verify P against ISA , it suffices to find $\beta: \mathcal{P} \rightarrow \mathcal{M}$ such that, for every $p \in P$, $\beta(p_step\ p)$ is reachable from $\beta\ p$.

Proof:



Partitioning the Simulation Proof



- ★ How to find a sequence of *MOP* transitions from m to m' ?
- ★ —Using sequence of “quasi *P*-states” from p to p' :

$$\begin{aligned}
 & \langle v_1, v_2, v_3, \dots, v_n \rangle = p \\
 \rightsquigarrow & \langle v'_1, v_2, v_3, \dots, v_n \rangle = p_1 \\
 \rightsquigarrow & \langle v'_1, v'_2, v_3, \dots, v_n \rangle = p_2 & v'_i = next_v_i(v_1, \dots, v_n) \\
 \rightsquigarrow & \dots \\
 \rightsquigarrow & \langle v'_1, v'_2, v'_3, \dots, v'_n \rangle = p_{n-1} \\
 \rightsquigarrow & \langle v'_1, v'_2, v'_3, \dots, v'_n \rangle = p'
 \end{aligned}$$

- ★ ... get the corresponding *MOP* states $m, m_1, \dots, m_{n-1}, m'$ and short *MOP* paths from m_i to m_{i+1} .

What We've Done

- ✱ Models of *ISA, MOP, DLX* in *reFLect*
- ✱ Local confluence proofs with CVCL
- ✱ Simulation proofs for *DLX* (via short paths in *MOP*) with CVCL

To Do

- ✱ Case study of an out-of-order processor model
- ✱ Refining the method
 - Systematic ways of defining $\beta: \mathcal{P} \rightarrow \mathcal{M}$ and finding short paths to connect $\beta(p)$ with $\beta(\text{p_step } p)$ in *MOP*
 - Controlling term size in subgoals (heuristics for expanding function definitions vs. treating them as uninterpreted)
- ✱ Fast and flexible SMT solvers

Selection of Related Work

- * Burch & Dill [CAV 94]
- * Damm & Pnueli [CHARME 97]
- * Shen & Arvind [Formal Techn. for Hardware 98]
- * Skakkebæk & al. [CAV 98]
- * Hosabettu & al. [CAV 00]
- * Lahiri & Bryant [CAV 03]
- * Manolios & Srinivasan [ICCAD 05]